A cache-coherent interconnect is essential for complex system-on-chip (SoC) designs where multiple processing elements, such as CPUs, GPUs, and accelerators, share access to a unified memory space. Example applications include AI/ML and LLM across multiple markets such as automotive, consumer, and enterprise. The cache-coherent interconnect ensures data consistency across caches by managing memory coherence transparently, simplifying software development and reducing the risk of data inconsistency bugs. With cache coherence, developers can write parallel and concurrent software with confidence, as they can rely on the interconnect to maintain a coherent view of shared memory among all processing elements. This coherence is particularly critical for applications requiring high performance, scalability, and ease of programming, as it eliminates the need for manual synchronization and enables efficient utilization of system resources.

The Arteris IP Ncore Cache Coherent Interconnect IP offers unparalleled scalability, configurability, and, with the optional Ncore Resilience Package, data protection and hardware duplication capabilities to help achieve ISO 26262 ASIL D qualification for complex systems-on-chip (SoCs) bringing:

  • Productivity: Designed for maximum engineering productivity and time-to-market acceleration for connecting semiconductor IP blocks and sub-systems for Arm and RISC-V-based designs, accelerating time to results.
  • Configurabllity: Scales across Enables a mix of fully coherent, I/O-coherent, non-coherent, memory, and peripheral interfaces using a variety of NoC topologies, delivering best-in-class architectural flexibility.
  • Functional Safety: Ready to meet ISO 26262 requirements from ASIL B to ASIL D, or even mixed criticality levels for automotive and other mission-critical systems

In practice, the choice between cache-coherent and non-coherent interconnects depends on the specific requirements and trade-offs of the target application. Some systems may benefit from cache coherence, while others may prioritize low latency, scalability, or fine-grained synchronization control. It's essential to carefully consider the design goals and performance requirements when selecting the appropriate interconnect strategy.

Download Now!