Meet up with Arteris at AI Infra Summit 2025 — the world’s largest event focused on the infrastructure layer of AI and Machine Learning.
Visit us at booth 517 to learn how you can transform IP blocks into optimized SoCs and chiplets with our proven network-on-chip IP technology and SoC integration automation software coupled with expert support.
Arteris is a global leader in system IP used in semiconductors to accelerate the creation of high-performance, power-efficient silicon. Arteris network-on-chip (NoC) interconnect IP and system-on-chip (SoC) integration automation software are used by the world's top semiconductor and technology companies to improve overall performance, engineering productivity, reduce risk, lower costs, and bring complex designs to market faster.
880+ SoC Design Starts |
~3.85+ Billion Units Shipped |
108 Patents |
In this panel discussion “Designing Power Efficient Chips – from the Edge to the Data Center” connect with Laurent Moll, Arteris COO on Tuesday, September 9, from 2:35–3:15 PM (Hardware & Systems Track).
Designing Power Efficient Chips - from the Edge to the Data Center
Track: Hardware & Systems
Date and Time: September 9, 2:35 - 3:15 PM
Use ARTERISIPEVENT10 to save 10% on your ticket
![]()
|
Laurent Moll Laurent earned his PhD in Computer Science at École Polytechnique and holds over 60 patents on various aspects of SoC technology. |
Sign up for our monthly Connected by Arteris newsletter and receive helpful industry resources and company updates right to your inbox.